Abstract-A circuit that compensates the volt-seconds error across the inductor in current sensorless digital control for continuous conduction mode power factor correction (PFC) stage is presented. Low cost ad-hoc sigma-delta analog to digital converters (ΣΔ ADCs) are used to sample the PFC input and output voltage. Instead of being measured, the input current is estimated in a digital circuit to be used in the current loop. A nonlinear carrier control is implemented in the digital controller in order to obtain the power factor correction. Drive signal delays cause differences between the digital current and the real current, producing that volt-seconds error. The control algorithm is compensated taking into account the delays. The influence of a wrong compensation is presented. Experimental results show power factor values and harmonic content within the IEC 61000-3-2 Class C standard in different operation conditions. Furthermore, the use of this PFC stage for electronic ballasts to compensate the effect of the utility voltage fluctuation in HID lamps is also verified taking advantage of the digital device capabilities.
INTRODUCTION
In some previous work [1] , a current estimation technique, so called current rebuilding technique, was used to avoid the current sensor in PFC circuits, resulting in the proposal whose block diagram is shown in Fig. 1 . Both, current and output loops are employed, substituting the current measurement by the digitally rebuilt current. Precedents of variable estimation or sensorless control are found in [2] [3] where the input voltage is not measured, while in [4] [5] [6] the current is not measured and no current loop is used. In [7] , a digitally emulated current mode control for DC-DC boost converter using an FPGA is proposed without a high cost A/D converter for the input current. A derivation of the input current with a Kalman filter is presented in [8] for a DC-DC boost converter too. The current rebuilding technique uses ADCs that are ad-hoc designed to be highly integrated in the digital circuit. They measure the input and output voltages (v in and v o ). This is possible since the measured voltages have slow dynamics (50-60 Hz). A peak-current non-linear carrier control [9] [10] is implemented in a digital device in order to achieve the power factor correction. Because of the delay between the transient of the drive signal and the effective change of the voltage across the inductor, the control algorithm must be compensated in order to apply the volt-seconds in the on and off times of each switching period that result in the desired current shape.
An auxiliary circuit detects the voltage transitions when the on/off and the off/on switch occurs. This circuit adapts the MOSFET drain-to-source voltage into a digital input. Then, the delay with respect the drive signal generated by the digital control algorithm is computed. The measurement of these delays is used to select the compensation value for the control algorithm. A comparison between the case of using automatic compensation (autotuning) and manually preset compensation values is presented.
Finally, the autotuning PFC circuit with the described digital controller is used as a front-end stage for a HID lamps electronic ballast. Making the most of the digital device capabilities, a voltage controller that selects one out of two possible gains has been implemented to eliminate the lamp light flickering during utility voltage fluctuations. This solution requires a smaller PFC stage output capacitor than in the case of specifying the output capacitance to maintain the output voltage during one utility period hold-up time.
II. CONTROL ALGORITHM Nonlinear-carrier (NLC) control [10] is used to shape the input current. This controller compares a carrier signal with the variable under control (rebuilt input current) in the boost PFC. Finite-difference equations to calculate the input (inductor) current, (1) and (2) , are implemented in the digital circuit.
• On-time: The rebuilt peak current follows the input voltage in each switching period as is described in [9] [10] . The comparison between a sawtooth function and the rebuilt input current (i L(reb) ) determines the duty cycle (d) in each switching period. Fig. 3 shows the triangular carrier function, which has a peak value of V m , This value is controlled by the outer voltage loop. The turn-off instant corresponds to (3) , and in a boost converter can be rewritten as (4), and therefore, the peak current follows the input voltage in each switching period.
being T s the switching period and r s the virtual current sensor resistance.
In the algorithm, minimum current is clamped to zero. During the off-time, if equation (2) gives a negative value, it is forced to zero leading to discontinuous conduction mode (DCM) in the digitally rebuilt current. A signal named Mode Dig shows the DCM condition in the algorithm, being "1" when a DCM switching period is detected (Fig. 4) . Using the original NLC, the average rebuilt current in the switching period, T s , <i Lreb > Ts , takes the shape of the input voltage in CCM, and critical conduction mode (CRM) [10] . For the DCM case
t d being the time when i L(reb) = 0 within the switching period, so when the DCM condition occurs (Mode Dig = "1"), even in the case of perfect matching between the actual an the rebuilt currents, the average input current does not exactly follow the input voltage.
If DCM detection based on the rebuilt signal matches in a high degree the actual DCM case, then the rebuilding algorithm finds a true or almost true value i L = i L(reb) = 0 at the beginning of the switching period, reducing the volt-second error accumulation in the utility semi period.
III. DRIVE SIGNAL'S DELAYS
Drive signal's delays are the main cause of the accumulative inductance volt-seconds error. With this, the voltseconds across the inductor in each switching period are different to the calculated theoretical values. Therefore, the real input current does not match the digitally calculated input current to an acceptable degree. The NLC control algorithm compensation is achieved advancing the on/off signal with respect the theoretical one. Fig. 6 shows this compensation with C on-off and C off-on times. Taking into account the delays shown in Fig. 5 , an ideal compensation would be achieved when C on-off = Del on-off and C off-on = Del off-on . Then, the FPGA generates the "compensated" signal instead. Once the on/off signal travels through the driver and switch, the real pulses will be almost identical to the "noncompensated" signal, which is the desired behavior.
Compensated on/off The difference between the measured delays (Del x ) and the implemented into the compensation delays (C x ) would cause errors in the input current. 
In [1] the expression that defines the current distortion created by these compensation errors (i ind ) is determined. If a perfect power factor correction is achieved with an ideal compensation, the current demanded by the converter (i in_ideal ) can be written as:
where P in represents the demanded input power. But with a wrong compensation, the total input current will be the addition of this ideal current (i in_ideal ) and the current created by the compensation errors (i ind ):
For instance, with a value of Δt on-off = 10 ns and Δt off-on = 30 ns, T s = 73.2 kHz, P in = 640 W and V in = 120 V rms , 60 Hz, Fig. 8 shows the i ind current and the ideal sinusoidal current, i in_ideal , waveforms for this situation. 
IV. DRIVE SIGNAL'S DELAY DETECTION CIRCUIT
An auxiliary circuit is included in order to detect the instant when the inductor voltage transition due to the switch action occurs (v ds ). Then, the time difference between this event and the digital circuit switch command (on/off signal), generated by the algorithm NLC control, is measured with a resolution that depends on the clock frequency of the digital device (10 ns in this case). A diagram of the circuit is shown in the Fig. 10 . Fig. 10 , from which the delay with respect to the on/off output signal (Fig. 5 ) is obtained. It should be noted that v * ds is also delayed with respect v ds because of the adapting signal circuit and its layout (see A y B in Fig. 10 ). As a consequence, the drive signal's measured delays are Del on-off + A for the on to off transition, and Del off-on + B for the off to on transition. In order to obtain the real drive signal's delays, A and B values have to be subtracted from the measured delays.
V. APPLICATION FOR HID LAMPS ELECTRONICS BALLAST
As proof of practical application, a prototype of the resulting PFC stage has been used to supply electronic ballasts for HID lamps. A system block diagram is shown in Fig. 11 . Furthermore, taking advantage of digital circuit's capabilities, a voltage controller with two different gains has been implemented in order to eliminate unpleasant light flickering in the lamp. The first one has a slow dynamic response in order to achieve the power factor correction, and is applied for steady state condition. The second one provides a fast dynamic response to reject the utility fluctuations and to eliminate the light flickering. As a worst case, the fluctuation frequency has been set close to the maximum human eye flicker perception, i.e. 10 Hz.
It has been observed that HID lamps are sensitive to the supply voltage fluctuations. Here the cut-off frequency of the PFC voltage loop is extended in presence of utility disturbances taking into account the frequency range of the sensitivity curve defined by the IEC 61000-4-15. As a result, the light flickering perception is reduced without using a large PFC output capacitor. The fast dynamic response of the PFC voltage loop distorts the utility current, but this response is acceptable under utility transients. PFC voltage loop bandwidth is reduced when the utility returns to the steadystate condition, resulting in an adaptive PFC outer loop controller. The PFC stage is a boost converter (Fig. 1) , and the electronic ballast is a class D LC p C s resonant inverter (RI). The output capacitor of the PFC stage is shown out of the boost converter to highlight that a reduced capacitance value has been used (68 μF) considering V o ripple specifications and not hold-up time constrains.
A half-bridge resonant inverter is used for this application. This inverter achieves the required ballast action at reduced cost. This solution has been extensively reported in the literature [11] . A schematic of the resonant inverter is shown in Fig. 12 . 
VI. EXPERIMENTAL RESULTS
The implemented boost converter has been designed for power conversion rate up to 1 kW and output voltage V = 400V. The inductor has been built with a soft saturation Kool Mu core with 115 turns resulting in an inductance L = 1.02 mH at 3 A. Soft saturation cores extend the CCM over a higher load range than the hard saturation counterparts. Switches are: power diode RHRP860 and MOSFET IRFP27N60K. The digital device is a Xilinx Spartan 3E family XC3S500E FPGA that is connected to the computer with a USB connector to observe internal signals.
In order to protect this digital device an optocoupled driver (HCPL-3120) and a magnetic isolator (IL712) have been used in the laboratory prototype. A schematic of the boost converter prototype is shown in Fig. 13 .
To demonstrate the effective detection of the DCM, the load has been set at 160 W with V in = 230 V rms where DCM is approximately takes place over half the utility period. Fig. 14 shows the input voltage and current waveforms over a utility semi cycle. The signal Mode Dig , obtained from the current estimation process is compared against Mode Real ; a signal obtained from a current sensor that detects zero input current is "1" when in DCM, as the input current is zero. Fig. 14 also shows the effect of the NLC algorithm for CCM when the converter operates in DCM.
Small volt-second estimation errors in each switching cycle accumulated over the utility period may increase the error in estimating the instant when the transition from DCM to CCM and vice versa occurs with Mode Dig resulting in large current distortion.
The circuit that detects the real inductor voltage transition includes a MC1450BCP level shifter, with an IL712 isolator. A and B delays, defined in Fig. 10, have Fig. 16, Fig. 17 and Fig. 18 show experimental results that prove the improvement of the current shape when the autotuning algorithm is applied under an input voltage change (230 V rms down to 220 V rms , and then down to 200 V rms ). The power factor values are shown in Table I . Fig. 16 shows the initial situation (V in = 230 V rms ), where power factor values are 0.994 ( Fig. 16.a) with the autotuning algorithm and 0.989 without it (Fig. 16.b) . Manually preset values are implemented to achieve the best results in the non-autotuning algorithm with V in = 230 V rms . Fig. 17 shows the current shape when a 10 V rms step down input voltage is applied. Power factor values are 0.995 (Fig. 17.a) with the autotuning algorithm and 0.954 without it (Fig. 17.b) . After that, a 20 V rms step down input voltage is applied. With V in = 200 V rms a value of 0.992 ( Fig.  18.a) with the autotuning algorithm and 0.885 without it (Fig.  18.b) . Fig. 20 shows the current envelope with the two different implemented controllers, in order to evaluate the lamp current amplitude variation.
With the reduced bandwidth outer loop, utility fluctuation is not rejected. A lamp current variation appears, and therefore, an unpleasant light flickering is seen. Fig. 20 (a) shows this amplitude variation in the lamp. A power factor of 0.93 is measured.
In order to remove this light flickering, another outer loop with a wide bandwidth is applied. Now, the phase margin is 77º and the crossover frequency is 137 Hz . Fig 20 (b) After this utility fluctuation conditions, the first outer loop is applied again and the power factor correction returns to 0.983, as shown in Fig. 19 . 
VII. CONCLUSIONS
An auxiliary circuit to measure the drive signal delays in a sensorless power factor correction controller implemented in a digital device has been presented. Instead of being measured, the input current is digitally rebuilt using the finite-difference equations that define the converter piece-wise linear operation in CCM. The input current is a function of the input and output voltage values in the boost converter used as PFC stage. The detection of the DCM operation increases the correspondence between the estimated and the actual input current in the PFC. Using the digitally rebuilt current, the real input current is controlled by a peak nonlinear-carrier control. Drive signal delays cause an error between the real current and the digitally rebuilt current. The measured power factor under input voltage and load changes proves that the delay measurement and its dynamic (autotuning) compensation produces significant power factor improvement in comparison with the use of constant (non -autotuning) compensation.
A PFC sensorless boost prototype is used to supply an HID lamp electronic ballast. HID lamps are sensitive to the supply voltage fluctuations, and an unpleasant light flickering occurs when the fluctuation frequency is set close to the maximum human eye flicker perception. A voltage controller with two different outer loop bandwidths is designed for the PFC stage in order to reject utility voltage fluctuations without using a large PFC output capacitor. A reduced bandwidth loop is applied in steady state condition. During utility voltage fluctuations, an extended bandwidth loop is applied, removing the light fluctuations.
